ANALYTICAL MODELING OF DELAY AND SLEW FOR On-Chip VLSI RC GLOBAL INTERCONNECT USING THREE CIRCUIT MOMENTS