Efficient fast transform processor with cost-effective hardware sharing architecture for multi-standard video encoding

In this paper, fast multiple forward transform algorithms and their hardware sharing designs for 2x2, 4x4, and 8x8 forward transforms in H.264/AVC, and the 8x8 forward transform in AVS, 4x4 and 8x8 forward transforms in VC-1, and DCT in JPEG, MPEG-1/2/4 are developed with a cost effective hardware for the multi-standard video encoding applications. By only shift-and-addition computations, the proposed 1-D hardware sharing transform scheme requires 16.5K gates and is achieved without multiplications. The proposed 1-D sharing architecture reduces the numbers of shifters and adders by up to 36% and 49% respectively, compared with the individual and separate fast algorithm schemes. By VLSI implementations, the 2-D transform processor with the proposed 1-D sharing architecture achieves multi-standard real-time 1080HD video encoding.

[1]  Jordi Ribas-Corbera,et al.  Windows Media Video 9: overview and applications , 2004, Signal Process. Image Commun..

[2]  Wen Gao,et al.  A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Stephan Wong,et al.  An efficient realization of forward integer transform in H.264/AVC intra-frame encoder , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[4]  Lu Yu,et al.  Overview of AVS-video coding standards , 2009, Signal Process. Image Commun..

[5]  Yun He,et al.  A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC , 2008, J. Signal Process. Syst..

[6]  Thinh M. Le,et al.  High throughput area-efficient SoC-based forward/inverse integer transforms for H.264/AVC , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Yeong-Kang Lai,et al.  A high-speed 2-D transform architecture with unique kernel for multi-standard video applications , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Ji Hwan Park,et al.  A flexible transform processor architecture for multi-CODECs (JPEG, MPEG-2, 4 and H.264) , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[10]  Chih-Peng Fan,et al.  Cost effective hardware sharing architecture for fast 1-D 8×8 forward and inverse integer transforms of H.264/AVC high profile , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  Chih-Peng Fan,et al.  Efficient Low-Cost Sharing Design of Fast 1-D Inverse Integer Transform Algorithms for H.264/AVC and VC-1 , 2008, IEEE Signal Processing Letters.

[12]  Kyeongsoon Cho,et al.  Architecture of transform circuit for video decoder supporting multiple standards , 2008 .