Application - platform performance modeling and evaluation

Increasing number of concurrent applications in future mobile devices will be based on parallel heterogeneous multiprocessor system-on-chip platforms using network-on-chip communication to achieve scalability. In this paper we describe a performance modeling and simulation approach to explore efficiently the application-platform solution/design space at system-level. The application behavior is abstracted to workload models that are mapped onto performance models of the execution platform for transaction level simulation. The approach provides separation of application and platform through service-oriented modeling. The experimentation of the approach in virtual network computing and mobile video player case studies is presented.

[1]  Chantal Ykman-Couvreur,et al.  Design-time application mapping and platform exploration for MP-SoC customised run-time management , 2007, IET Comput. Digit. Tech..

[2]  Andreas Herkersdorf,et al.  TAPES—Trace-based architecture performance evaluation with SystemC , 2005, Des. Autom. Embed. Syst..

[3]  Martin Höst,et al.  UML and SystemC - Comparison and Mapping Rules for Automatic Code Generation , 2007, FDL.

[4]  J.-P. Soininen,et al.  Evaluation of platform architecture performance using abstract instruction-level workload models , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[5]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Risto Suoranta.  New Directions in Mobile Device Architectures , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[8]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .

[9]  Yang Qu,et al.  Layered UML Workload and SystemC Platform Models , 2006, Forum on Specification and Design Languages.

[10]  Jörg Henkel,et al.  A design methodology for application-specific networks-on-chip , 2006, TECS.

[11]  Francky Catthoor,et al.  Application - specific NoC platform design based on System Level Optimization , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[12]  Andrew S. Cassidy,et al.  High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors , 2005, TODE.

[13]  Pierre G. Paulin,et al.  An Application Mapping Methodology and Case Study for Multi-Processor On-Chip Architectures , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[14]  Jari Kreku,et al.  Workload simulation method for evaluation of application feasibility in a mobile multiprocessor platform , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[15]  Jari Kreku,et al.  Exploitation of UML 2.0—Based Platform Service Model and SystemC Workload Simulation in MPEG-4 Partitioning , 2005, 2005 International Symposium on System-on-Chip.

[16]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[17]  Per Andersson,et al.  SystemC workload model generation from UML for performance simulation , 2007, FDL.

[18]  Andy D. Pimentel,et al.  A systematic approach to exploring embedded system architectures at multiple abstraction levels , 2006, IEEE Transactions on Computers.

[19]  Ian Oliver,et al.  A Method for Mobile Terminal Platform Architecture Development , 2007 .