Numerical and Experimental Study of Fan-Out Wafer Level Package Strength
暂无分享,去创建一个
Cheng Xu | Z. W. Zhong | W. K. Choi | Z. Zhong | W. Choi | Cheng Xu
[1] Mali Mahalingam,et al. "Measurement of Silicon Strength as Affected by Wafer Back Processing" , 1987, 25th International Reliability Physics Symposium.
[3] C. Xu,et al. Evaluation of Fan-out Wafer Level Package strength by three-point bending testing , 2016, 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).
[4] V. Gupta,et al. Experimental Evaluations of the Strength of Silicon Die by 3-Point-Bend Versus Ball-on-Ring Tests , 2008, IEEE Transactions on Electronics Packaging Manufacturing.
[5] B. H. Yeung,et al. Assessment of backside processes through die strength evaluation , 2000 .
[7] Tien-Yu Tom Lee,et al. An overview of experimental methodologies and their applications for die strength measurement , 2003 .
[8] Alexandrine Guédon-Gracia,et al. Evaluation by three-point-bend and ball-on-ring tests of thinning process on silicon die strength , 2012, Microelectron. Reliab..
[9] Kirsten Weide-Zaage,et al. Reliability of Wafer Level Chip Scale Packages , 2014, Microelectron. Reliab..
[10] Jingshen Wu,et al. Effects of Wafer Thinning Condition on the Roughness, Morphology and Fracture Strength of Silicon Die , 2004 .
[11] M. Tsai,et al. Testing and Evaluation of Silicon Die Strength , 2007, IEEE Transactions on Electronics Packaging Manufacturing.