Specification and formal verification of power gating in processors
暂无分享,去创建一个
[1] Randal E. Bryant,et al. Formal verification of superscalar microprocessors with multicycle functional units, exceptions, and branch prediction , 2000, Proceedings 37th Design Automation Conference.
[2] Miroslav N. Velev,et al. Automatic formal verification of reconfigurable DSPs , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[3] Pallab Dasgupta,et al. Formal Verification of Architectural Power Intent , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Sanjit A. Seshia,et al. Modeling and Verification of Out-of-Order Microprocessors in UCLID , 2002, FMCAD.
[5] Randal E. Bryant,et al. Processor verification using efficient reductions of the logic of uninterpreted functions to propositional logic , 1999, TOCL.
[6] Subhankar Mukherjee,et al. Formal Verification of Hardware / Software Power Management Strategies , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.
[7] David L. Dill,et al. Automatic verification of Pipelined Microprocessor Control , 1994, CAV.
[8] David L. Dill,et al. Formal Verification of Out-of-Order Execution Using Incremental Flushing , 1998, CAV.
[9] Sanjit A. Seshia,et al. Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions , 2002, CAV.
[10] Pallab Dasgupta,et al. Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent , 2010, Design Automation Conference.