论文信息 - A block-matching module for video compression

A block-matching module for video compression

A block-matching module for motion compensation is presented. It has been designed for portable H.261-compliant videotelephony applications. The module has digital I/O and adopts analog computation techniques to reduce power consumption below the milliwatt range for QCIF images at 15 frames/s. The area occupied by the computational array is 2.5/spl times/2.5 mm/sup 2/ in double metal, single poly 1.5 /spl mu/m CMOS technology.

[1] A.S. Sedra,et al. Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[2] Ming-Ting Sun,et al. An all-ASIC implementation of a low bit-rate video codec , 1992, IEEE Trans. Circuits Syst. Video Technol..

[3] Peter A. Ruetz,et al. A high-performance full-motion video compression chip set , 1992, IEEE Trans. Circuits Syst. Video Technol..

[4] Chaur-Heh Hsieh,et al. VLSI architecture for block-matching motion estimation algorithm , 1992, IEEE Trans. Circuits Syst. Video Technol..

[5] Didier Le Gall,et al. MPEG: a video compression standard for multimedia applications , 1991, CACM.

[6] D. Legall,et al. MPEG : A video compression standard for multimedia applications , 1991 .

[7] Ming Lei Liou,et al. Overview of the p×64 kbit/s video coding standard , 1991, CACM.