Exploiting SPM-aware Scheduling on EPIC architectures for high-performance real-time systems
暂无分享,去创建一个
[1] Sascha Uhrig,et al. Predictable dynamic instruction scratchpad for simultaneous multithreaded processors , 2008, MEDEA '08.
[2] B. Ramakrishna Rau,et al. EPIC: Explicititly Parallel Instruction Computing , 2000, Computer.
[3] Ivo Bolsens,et al. Proceedings of the conference on Design, Automation & Test in Europe , 2000 .
[4] B. R. Rau,et al. HPL-PD Architecture Specification:Version 1.1 , 2000 .
[5] Peter Marwedel,et al. Reducing energy consumption by dynamic copying of instructions onto onchip memory , 2002, 15th International Symposium on System Synthesis, 2002..
[6] P. Marwedel,et al. Influence of Onchip Scratchpad Memories on WCET prediction ∗ , 2004 .
[7] Microsystems Sun,et al. Jini^ Architecture Specification Version 2.0 , 2003 .
[8] Peter Marwedel,et al. Assigning program and data objects to scratchpad for energy reduction , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[9] Rajeev Barua,et al. An optimal memory allocation scheme for scratch-pad-based embedded systems , 2002, TECS.