A technique for modular design of self-checking carry-select adder

The carry-select adders provide significant speed improvement over other types of adders. This paper proposes a new approach for constructing self-checking carry-select adders set of faults online. Adders of arbitrary size can be constructed by simply cascading the appropriate number of 2-bit adders. A range of adders from 4 bit to 128 bits was designed using this approach employing a 0.5/spl mu/m CMOS technology. The area needed for implementing the self-checking adders is 16.07 % to 20.67% more than that required in adders without built-in self-checking capability.

[1]  Parag K. Lala,et al.  On-line detection of faults in carry-select adders , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  W. W. Peterson.  On Checking an Adder , 1958, IBM J. Res. Dev..

[3]  Israel Koren,et al.  Techniques for yield enhancement of VLSI adders , 1995, Proceedings The International Conference on Application Specific Array Processors.

[4]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .

[5]  Frederick F. Sellers,et al.  Error detecting logic for digital computers , 1968 .

[6]  Glen G. Langdon,et al.  Concurrent error detection for group look-ahead binary adders , 1970 .

[7]  Michael Nicolaidis,et al.  Efficient implementations of self-checking adders and ALUs , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.