Progress in the development and understanding of advanced low k and ultralow k dielectrics for very large-scale integrated interconnects—State of the art

The improved performance of the semiconductor microprocessors was achieved for several decades by continuous scaling of the device dimensions while using the same materials for all device generations. At the 0.25 μm technology node, the interconnect of the integrated circuit (IC) became the bottleneck to the improvement of IC performance. One solution was introduction of new materials to reduce the interconnect resistance-capacitance. After the replacement of Al with Cu in 1997, the inter- and intralevel dielectric insulator of the interconnect (ILD), SiO2, was replaced about 7 years later with the low dielectric constant (low-k) SiCOH at the 90 nm node. The subsequent scaling of the devices required the development of ultralow-k porous pSiCOH to maintain the capacitance of the interconnect as low as possible. The composition and porosity of pSiCOH dielectrics affected, among others, the resistance of the dielectrics to damage during integration processing and reduced their mechanical strength, thereby af...

[1]  P. Ho,et al.  Plasma processing of low-k dielectrics , 2013 .

[2]  Daniel C. Edelstein,et al.  Electromigration in Cu(Al) and Cu(Mn) damascene lines , 2012 .

[3]  S. Nguyen,et al.  In Situ Co/SiC(N,H) Capping Layers for Cu/Low- k Interconnects , 2012, IEEE Electron Device Letters.

[4]  L. A. Chow.  Equipment and Manufacturability Issues in CVD Processes , 2012 .

[5]  D. Graves,et al.  The effect of VUV radiation from Ar/O2 plasmas on low-k SiOCH films , 2011 .

[6]  A. Simon,et al.  High reliability 32 nm Cu/ULK BEOL based on PVD CuMn seed, and its extendibility , 2010, 2010 International Electron Devices Meeting.

[7]  A. Grill,et al.  Ultrathin (5-35 nm) SiCNH Dielectrics for Damascene Cu Cap Application: Thickness Scaling and Oxidation Barrier Performance Limitation , 2010 .

[8]  S. King.  Plasma Enhanced Atomic Layer Deposition of SiN:H Using N2 and Silane , 2010 .

[9]  E. T. Ryan,et al.  Adjusting the Skeleton and Pore Structure of Porous SiCOH Dielectrics , 2009 .

[10]  Oxygen radical and plasma damage of low-k organosilicate glass materials: Diffusion-controlled mechanism for carbon depletion , 2009 .

[11]  A. Grill.  Porous pSiCOH Ultralow-k Dielectrics for Chip Interconnects Prepared by PECVD , 2009 .

[12]  F. Chen,et al.  Correlation between I–V slope and TDDB voltage acceleration for Cu/low-k interconnects , 2009, 2009 IEEE International Interconnect Technology Conference.

[13]  Stephan A. Cohen,et al.  Property modifications of nanoporous pSiCOH dielectrics to enhance resistance to plasma-induced damage , 2008 .

[14]  A. Grill,et al.  Ultralow dielectric constant pSiCOH films prepared with tetramethylcyclotetrasiloxane as skeleton precursor , 2008 .

[15]  C. Dimitrakopoulos,et al.  Development and optimization of porous pSiCOH interconnect dielectrics for 45 nm and beyond , 2008, 2008 International Interconnect Technology Conference.

[16]  S. Gates,et al.  Interface engineering for high interfacial strength between SiCOH and porous SiCOH interconnect dielectrics and diffusion caps , 2008 .

[17]  Yoshihiro Hayashi,et al.  Chemical Structure Effects of Ring-Type Siloxane Precursors on Properties of Plasma-Polymerized Porous SiOCH Films , 2007 .

[18]  C. Wan,et al.  Selectivity enhancement of electroless Co deposition for Cu capping process via spontaneous diazonium ion reduction , 2007 .

[19]  Karen Maex,et al.  Dielectric Films for Advanced Microelectronics , 2007 .

[20]  R. Augur,et al.  A 45 nm CMOS node Cu/Low-k/ Ultra Low-k PECVD SiCOH (k=2.4) BEOL Technology , 2006, 2006 International Electron Devices Meeting.

[21]  C.-K. Hu,et al.  Electromigration and adhesion , 2005, IEEE Transactions on Device and Materials Reliability.

[22]  J. Gill,et al.  Comprehensive reliability evaluation of a 90 nm CMOS technology with Cu/PECVD low-k BEOL , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[23]  K. Raol,et al.  Process roadmap and challenges for metal barriers [copper interconnects] , 2003, IEEE International Electron Devices Meeting 2003.

[24]  A. Grill,et al.  Structure of low dielectric constant to extreme low dielectric constant SiCOH films: Fourier transform infrared spectroscopy characterization , 2003 .

[25]  P. Bai,et al.  A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[26]  J. Lloyd,et al.  Relationship between interfacial adhesion and electromigration in Cu metallization , 2002, IEEE International Integrated Reliability Workshop Final Report, 2002..

[27]  Alfred Grill,et al.  Ultralow-k dielectrics prepared by plasma-enhanced chemical vapor deposition , 2001 .

[28]  M. Sherony,et al.  High performance 0.18 /spl mu/m SOI CMOS technology , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[29]  S. Greco,et al.  A 0.18 /spl mu/m high-performance logic technology , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[30]  Stephan A. Cohen,et al.  Low Dielectric Constant Sicoh Films As Potential Candidates for Interconnect Dielectrics , 1999 .

[31]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[32]  S. Das,et al.  A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[33]  Daniel C. Edelstein,et al.  VLSI on-chip interconnection performance simulations and measurements , 1995, IBM J. Res. Dev..