A 24.7 mW 65 nm CMOS SAR-Assisted CT $\Delta\Sigma $ Modulator With Second-Order Noise Coupling Achieving 45 MHz Bandwidth and 75.3 dB SNDR

A continuous-time (CT) sixth-order ΔΣ modulator, employing a 4 bit asynchronous successive-approximation-register (ASAR) quantizer, incorporates second-order noise coupling (NC) and excess-loop-delay compensation, all are tightly integrated into the switched-capacitor (SC) SAR digital-to-analog converter (DAC). The mixed-mode second-order NC structure is implemented in both discrete-time (DT) and CT domains. Clocked at 900 MHz, the 65 nm CMOS prototype measures a 120 dB/decade shaped noise slope and a peak 75.3 dB SNDR at an over-sampling ratio (OSR) of 10, yielding a Schreier FoM of 167.9 dB and a Walden FoM of 57.7 fJ/conversion-step. The modulator occupies an active area of 0.16 mm2 and consumes 24.7 mW.

[1]  Cong Liu,et al.  15.2 A 4.5mW CT self-coupled ΔΣ modulator with 2.2MHz BW and 90.4dB SNDR using residual ELD compensation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Yiannos Manoli,et al.  Approaches to digital compensation of excess loop delay in continuous-time Delta-Sigma modulators using a scaled quantizer , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[4]  Yun Chiu,et al.  A 1.2-GS/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[5]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[6]  M. Bolatkale,et al.  A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BW , 2011, IEEE Journal of Solid-State Circuits.

[7]  Cong Liu,et al.  A 4.5 mW CT Self-Coupled $\Delta\Sigma$ Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation , 2015, IEEE Journal of Solid-State Circuits.

[8]  Michel Steyaert,et al.  Analysis of Gm G and RC filters for high-speed continuous time sigma-delta A/D conversion , 2004 .

[9]  Stacy Ho,et al.  A 23 mW, 73 dB Dynamic Range, 80 MHz BW Continuous-Time Delta-Sigma Modulator in 20 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[10]  Robert H. M. van Veldhoven,et al.  A 56 mW Continuous-Time Quadrature Cascaded $\Sigma\Delta$ Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band , 2007, IEEE Journal of Solid-State Circuits.

[11]  Stacy Ho,et al.  A 23mW, 73dB dynamic range, 80MHz BW continuous-time delta-sigma modulator in 20nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[12]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[13]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB THD , 2009, IEEE J. Solid State Circuits.

[14]  Yuan Zhou,et al.  PN-Assisted Deterministic Digital Background Calibration of Multistage Split-Pipelined ADC , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Po-Chiun Huang,et al.  A 1-V, 8b, 40MS/s, 113µW charge-recycling SAR ADC with a 14µW asynchronous controller , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[16]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[17]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and $-$98 dB THD , 2009, IEEE Journal of Solid-State Circuits.

[18]  Gabor C. Temes,et al.  A Multistage DeltaSigma Modulator without Double Integration Loop , 1992 .

[19]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[20]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[21]  Geert Van der Plas,et al.  A 150 MS/s 133$~\mu$W 7 bit ADC in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[22]  Toshio Hayashi,et al.  A multistage delta-sigma modulator without double integration loop , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[23]  Yun Chiu,et al.  A 40 nm CMOS Derivative-Free IF Active-RC BPF With Programmable Bandwidth and Center Frequency Achieving Over 30 dBm IIP3 , 2015, IEEE Journal of Solid-State Circuits.

[24]  Skyler Weaver,et al.  A 66dB SNDR 15MHz BW SAR assisted ΔΣ ADC in 22nm tri-gate CMOS , 2013, 2013 Symposium on VLSI Circuits.

[25]  Un-Ku Moon,et al.  74 dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35 dB Open-Loop Opamp Gain , 2009, IEEE Journal of Solid-State Circuits.

[26]  Shanthi Pavan,et al.  Design Techniques for Wideband Single-Bit Continuous-Time $\Delta\Sigma$ Modulators With FIR Feedback DACs , 2012, IEEE Journal of Solid-State Circuits.

[27]  Boris Murmann,et al.  An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[28]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[29]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[30]  Shanthi Pavan,et al.  Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Maik Moeller,et al.  Cmos Integrated Analog To Digital And Digital To Analog Converters , 2016 .

[32]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[33]  Georges G. E. Gielen,et al.  Calibration of DAC Mismatch Errors in $\Sigma\Delta$ ADCs Based on a Sine-Wave Measurement , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.