Three-dimensional effects in CMOS latch-up

The influence of three-dimensional effects on latch-up in n well CMOS circuits fabricated on both bulk and p on p+ epitaxia substrate material is reported. It is demonstrated that narrow-width phenomena can play a dominant role in determining the latch-up performance of CMOS devices, and give rise to large deviations from ideal scaling with width. This limits the applicability of two-dimensional models, and also means that the latch-up behavior of real circuits may differ significantly from predictions based on the performance of test structures. A simple approach to modeling the three-dimensional phenomena is also presented.

[1]  Alan G. Lewis,et al.  Scaling CMOS Technologies with Constant Latch-Up Immunity , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  T. Ohzone,et al.  The dynamics of latchup turn-on behavior in scaled CMOS , 1985, IEEE Transactions on Electron Devices.

[3]  Ching-Yuan Wu,et al.  A new analytical three-dimensional model for substrate resistance in CMOS latchup structures , 1986 .

[4]  J. Harter,et al.  Surface induced latchup in VLSI CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[5]  G.J. Hu,et al.  A CMOS Structure with high latchup holding voltage , 1984, IEEE Electron Device Letters.

[6]  A.G. Lewis.  Latchup suppression in fine-dimension shallow p-well CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[7]  Chenming Hu,et al.  Substrate resistance calculation for latchup modeling , 1984, IEEE Transactions on Electron Devices.

[8]  J. Harter,et al.  Design model for bulk CMOS scaling enabling accurate latchup prediction , 1983, IEEE Transactions on Electron Devices.