Realistic faults mapping scheme for the fault simulation of integrated analogue CMOS circuits

A new fault modelling scheme for integrated analogue CMOS circuits referred to as Local Layout Realistic Fault Mapping is introduced. It is aimed at realistic fault assumptions prior to the final layout by investigating typical "local" layout structures of analogue designs. Specific defects are assumed and their electrical failure modes are evaluated and mapped onto appropriate model faults. It is shown that some assumed hard faults at the schematic level are unrealistic and unlikely and that new types of fault constellations emerge including multiple or complex faults. Beside the different distribution of faults the overall number of faults decreases whereof additional realistic soft faults emerge. For an operational CMOS amplifier the overall number of 47 single hard faults assumed at schematic level dropped to 27 realistic and likely hard faults.

[1]  Pierre Duhamel,et al.  Automatic test generation techniques for analog circuits and systems: A review , 1979 .

[2]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[3]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  E. A. Amerasekera,et al.  Failure Mechanisms in Semiconductor Devices , 1987 .

[5]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[6]  João Paulo Teixeira,et al.  A methodology for testability enhancement at layout level , 1991, J. Electron. Test..

[7]  Wojciech Maly,et al.  Physically realistic fault models for analog CMOS neural networks , 1991 .

[8]  João Paulo Teixeira,et al.  Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[9]  Manoj Sachdev,et al.  Industrial relevance of analog IFA: a fact or a fiction , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[11]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[13]  J.W. Bandler,et al.  Fault diagnosis of analog circuits , 1985, Proceedings of the IEEE.

[14]  C. Morandi,et al.  Failure modes and mechanisms for VLSI ICs - a review , 1985 .

[15]  Michael J. Ohletz.  Fault modelling and simulation for the test of integrated analog and mixed-signal circuits , 1996 .

[16]  M. J. Ohletz.  L/sup 2/RFM-local layout realistic faults mapping scheme for analogue integrated circuits , 1996, Proceedings of Custom Integrated Circuits Conference.