STI process steps for sub-quarter micron CMOS

This paper presents Shallow Trench Isolation (STI) process steps for sub-1/4 μm CMOS technologies. Dummy active areas, vertical trench sidewalls, excellent gap filling, counter mask etch step and CMP end point detection, have been used for a 0.18 μm CMOS technology. Electrical results obtained with a 5.5 nm gate oxide thickness show good isolation down to 0.3 μm spacing. Good transistor performances have been demonstrated.

[1]  S. Geissler,et al.  The current-carrying corner inherent to trench isolation , 1993, IEEE Electron Device Letters.

[2]  A. Perera,et al.  Trench isolation for 0.45 /spl mu/m active pitch and below , 1995, Proceedings of International Electron Devices Meeting.

[3]  Andres Bryant,et al.  Characteristics of CMOS device isolation for the ULSI age , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.