Analysis of the current distribution between paralleled capacitors in a chopper on printed circuit board

The current distribution between an electrolytic filtering capacitor and a ceramic decoupling capacitor is analyzed. A simple electrical equivalent circuit is developed that includes models of both capacitors and a lumped element model of the interconnects. Interconnect modeling is performed with CAD tool InCa, an implementation of the partial element equivalent circuit (PEEC) method. First, PSPICE simulation of a complete converter model with interconnects and semiconductors is performed. Next, the results are used to validate the simple electrical equivalent circuit. It is found that the lower part of the switching noise spectrum is filtered by the electrolytic capacitor, but that from 300 kHz on, the decoupling capacitor is the principal filtering device. The developed method can be generalized to the study of multiple paralleled capacitors.

[1]  E. Laboure,et al.  Accurate simulation of conducted interferences in isolated DC to DC converters regarding to EMI standards , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[2]  J. Roudet,et al.  A new technique for spectral analysis of conducted noise of a SMPS including interconnects , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[3]  Edith Clavel,et al.  Characterization and analysis of electromagnetic interference in a high frequency AC distributed power system , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[4]  Albert E. Ruehli,et al.  Three-dimensional interconnect analysis using partial element equivalent circuits , 1992 .

[5]  J. Roudet,et al.  Modeling of low inductive busbar connections , 1996 .

[6]  C. Paul Introduction to electromagnetic compatibility , 2005 .

[7]  C. Paul Effectiveness of multiple decoupling capacitors , 1992 .

[8]  E. Bogatin,et al.  Design rules for microstrip capacitance , 1988 .

[9]  James L. Drewniak,et al.  Power bus decoupling on multilayer printed circuit boards , 1995 .