Logical redundancies in irredundant combinational circuits
暂无分享,去创建一个
[1] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[2] John P. Hayes. On the Properties of Irredundant Logic Networks , 1976, IEEE Transactions on Computers.
[3] B. Gupta,et al. Anomalous effect of a stuck-at fault in a combinational logic circuit , 1983, Proceedings of the IEEE.
[4] Arthur D. Friedman. Fault Detection in Redundant Circuits , 1967, IEEE Trans. Electron. Comput..
[5] R. Dandapani,et al. On the Design of Logic Networks with Redundancy and Testability Considerations , 1974, IEEE Transactions on Computers.
[6] Michael H. Schulz,et al. SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[8] Stanley L. Hurst,et al. Spectral techniques in digital logic , 1985 .