A RF receiver front-end with adaptive discrete-time charge-transfer filter and passive gain-boosting in 90nm CMOS

Discrete-time signal processing receivers combine gain, down-conversion, anti-aliasing, down-sampling, filtering and dc-offset compensation in one analog block to reduce the size of the solution. This paper presents an analog front-end (AFE) of a single-chip GSM/GPRS/EDGE (GGE) radio in 90nm digital CMOS which based on discrete-time analog signal processing. At the heart of the AFE is the passive switched-capacitor stages providing gain-boosting by impedance transformation while providing a 3rd order RC filter response. The AFE achieves 1.8dB NF with −19dBm IIP3. The filter occupies 0.2mm^2 and consumes only 7mA.

[1]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[2]  Khurram Muhammad,et al.  IIP2 Calibration by Injecting DC Offset at the Mixer in a Wireless Receiver , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  R.B. Staszewski,et al.  The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process , 2006, IEEE Journal of Solid-State Circuits.

[4]  Atsushi Yoshizawa,et al.  A Gain-Boosted Discrete-Time Charge-Domain FIR LPF with Double-Complementary MOS Parametric Amplifiers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Rahim Bagheri,et al.  An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Y. Tsividis,et al.  A MOS capacitor-based discrete-time parametric amplifier with 1.2 V output swing and 3/spl mu/W power dissipation , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..