A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware

This paper introduces a novel (non-von Neumann) paradigm of parallel computation supporting a much more efficient implementation of parallel algorithms than known from von Neumann computers. Acceleration factors of up to more than 2000 have been obtained experimentally on the MoM architecture for a number of important applications — although using a processor hardware being more simple than that of a single RISC microprocessor. The most important hardware features of xputer will be briefly introduced. By means of 2 simple algorithm examples the programming paradigm and its flexibility will be illustrated.

[1]  R. HARTENSTEIN,et al.  USING XPUTERS AS INEXPENSIVE UNIVERSAL ACCELERATORS IN DIGITAL SIGNAL PROCESSING , .

[2]  Jack J. Dongarra,et al.  Squeezing the most out of an algorithm in CRAY FORTRAN , 1984, ACM Trans. Math. Softw..

[3]  James J. Hack,et al.  Peak vs. Sustained Performance in Highly Concurrent Vector Machines , 1986, Computer.

[4]  R. Alan Eustace,et al.  A Deterministic Finite Automaton Approach to Design Rule Checking for VLSI , 1982, DAC 1982.

[5]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[6]  Reiner W. Hartenstein,et al.  Xputers: An Open Family of Non-Von Neumann Architectures , 1990, ARCS.

[7]  Reiner W. Hartenstein,et al.  MOM-Map Oriented Machine , 1987 .

[8]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[9]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[10]  Reiner W. Hartenstein,et al.  MOM-map-oriented machine-a partly custom-designed architecture compared to standard hardware , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[11]  James.  Peak vs. Sustained Performance in Highly Concurrent Vector Machines , 1986, Computer.

[12]  Reiner W. Hartenstein,et al.  The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration , 1990, ICPP.

[13]  Ioannis Stamelos,et al.  A Multi-Level Test Pattern Generation and Validation Environment , 1986, ITC.

[14]  David J. Kuck,et al.  DEPENDENCE DRIVEN COMPUTATION. , 1981 .

[15]  David A. Padua,et al.  High-Speed Multiprocessors and Compilation Techniques , 1980, IEEE Transactions on Computers.

[16]  Reiner W. Hartenstein,et al.  A CHDL-based CAD system for the synthesis of systolic architectures , 1990 .

[17]  Reiner W. Hartenstein,et al.  Mapping systolic arrays onto the map-oriented machine (MoM) , 1990 .

[18]  Reiner W. Hartenstein,et al.  A novel paradigm of parallel computation and its use to implement simple high-performance hardware , 1992, Future Gener. Comput. Syst..

[19]  Ed Anan Shetty,et al.  Literature , 1965, Science.