Accurate Fine-Grained Processor Power Proxies
暂无分享,去创建一个
Bishop Brock | Karthick Rajamani | Charles Lefurgy | Malcolm Allen-Ware | Wei Huang | Alper Buyuktosunoglu | Michael S. Floyd | William Kuk
[1] M. K. Gowan,et al. A 65 nm 2-Billion Transistor Quad-Core Itanium Processor , 2009, IEEE Journal of Solid-State Circuits.
[2] Bishop Brock,et al. Active management of timing guardband to save energy in POWER7 , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[3] Weisong Shi,et al. pTop : A Process-level Power Profiling Tool , 2009 .
[4] Sally A. McKee,et al. Portable, scalable, per-core power estimation for intelligent resource management , 2010, International Conference on Green Computing.
[5] Bishop Brock,et al. Introducing the Adaptive Energy Management Features of the Power7 Chip , 2011, IEEE Micro.
[6] Frank Bellosa,et al. Energy Management for Hypervisor-Based Virtual Machines , 2007, USENIX Annual Technical Conference.
[7] Gilberto Contreras,et al. Power prediction for Intel XScale processors using performance monitoring unit events , 2005 .
[8] Bishop Brock,et al. Architecting for power management: The IBM® POWER7™ approach , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[9] Samuel Naffziger,et al. An x86-64 core implemented in 32nm SOI CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[10] Shrirang M. Yardi,et al. CAMP: A technique to estimate per-structure power at run-time using a few simple parameters , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[11] Feng Zhao,et al. Virtual machine power metering and provisioning , 2010, SoCC '10.
[12] Carl Staelin,et al. lmbench: Portable Tools for Performance Analysis , 1996, USENIX Annual Technical Conference.
[13] Frank Bellosa,et al. The benefits of event: driven energy accounting in power-sensitive systems , 2000, ACM SIGOPS European Workshop.
[14] Xiaorui Wang,et al. Power capping: a prelude to power shifting , 2008, Cluster Computing.
[15] M. K. Gowan,et al. A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[16] Margaret Martonosi,et al. Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[17] Bishop Brock,et al. Adaptive energy-management features of the IBM POWER7 chip , 2011, IBM J. Res. Dev..
[18] Pradip Bose,et al. Abstraction and microarchitecture scaling in early-stage power modeling , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.