Analog bandwidth mismatch compensation for time-interleaved ADCs using FD-SOI technology

This paper introduces an analog bandwidth mismatch compensation technique for Time-Interleaved Analog-to-Digital Converters (TI-ADCs). It takes advantage of a Fully Depleted Silicon On Insulator (FD-SOI) technology to compensate for the bandwidth mismatch errors among channels. Our technique utilizes the body-effect to adjust the on-resistance of the sampling switch, by means of a 6-bit Digital-to-Analog-Converter (DAC). Simulations of a 2-channel TI-ADC running at fs= 4GHz shows the effectiveness of the correction. The spurious-free dynamic range (SFDR) is improved from 44.63 dB to 83.12 dB for a sine-wave just below the Nyquist frequency(fNyquist) of 2 GHz.

[1]  Chulwoo Kim,et al.  A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Denis C. Daly,et al.  27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Håkan Johansson,et al.  A Polynomial-Based Time-Varying Filter Structure for the Compensation of Frequency-Response Mismatch Errors in Time-Interleaved ADCs , 2009, IEEE Journal of Selected Topics in Signal Processing.

[4]  Christian Vogel,et al.  A Flexible and Scalable Structure to Compensate Frequency Response Mismatches in Time-Interleaved ADCs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Patrick Satarzadeh,et al.  Adaptive Semiblind Calibration of Bandwidth Mismatch for Two-Channel Time-Interleaved ADCs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  Yun Chiu,et al.  Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[9]  Charles K. Sestok,et al.  A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.