Towards Optimal VPU Compiler Cost Modeling by using Neural Networks to Infer Hardware Performances