SEIFF: Soft Error Immune Flip-Flop for Mitigating Single Event Upset and Single Event Transient in 10 nm FinFET

This paper proposes soft error immune flip-flop (SEIFF) for mitigating single event upset (SEU) in flip-flops (FFs) and impact of single event transient (SET) in combinational-logic. SEIFF mitigates the SET without enlarging setup-time and delay; there is no overhead in circuit performance. Alpha and proton tests validate the mitigation efficiency in SEIFF manufactured on 10 nm FinFET technology.

[1]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[2]  Vladimir Stojanovic,et al.  Digital System Clocking: High-Performance and Low-Power Aspects , 2003 .

[3]  Norbert Seifert,et al.  Timing vulnerability factors of sequential elements in modern microprocessors , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[4]  Keiji Takahisa,et al.  SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET , 2010, 2010 IEEE International Reliability Physics Symposium.

[5]  Taiki Uemura,et al.  Technology Scaling Trend of Soft Error Rate in Flip-Flops in $1\times$ nm Bulk FinFET Technology , 2018, IEEE Transactions on Nuclear Science.

[6]  Onodera Hidetoshi,et al.  A 65nm Bistable Cross-coupled Dual Modular Redundancy Flip-Flop Capable of Protecting Soft Errors on the C-element , 2010 .

[7]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[8]  T. Kato,et al.  Impact of parasitic bipolar action and soft-error trend in bulk CMOS at terrestrial environment , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  Hyeok-Jung Kwon,et al.  Design of the 100 MeV Proton Beam Line for Low Flux Application , 2016 .

[10]  Hiroshi Nakashima,et al.  Particle and Heavy Ion Transport code System, PHITS, version 2.52 , 2013 .

[11]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[12]  Taiki Uemura,et al.  Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[13]  B.L. Bhuva,et al.  RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.

[14]  Seungbae Lee,et al.  Investigation of alpha-induced single event transient (SET) in 10 nm FinFET logic circuit , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[15]  Tino Heijmen,et al.  Analytical semi-empirical model for SER sensitivity estimation of deep-submicron CMOS circuits , 2005, 11th IEEE International On-Line Testing Symposium.