Use of a Contacted Buried ${\rm n}^{+}$ Layer for Single Event Mitigation in 90 nm CMOS

3-D TCAD simulation results predict reduction in single event charge collection, transient pulse widths, and charge sharing in a 90 nm bulk twin well process CMOS by using a contacted n+ buried layer.

[1]  Marty R. Shaneyfelt,et al.  Impact of technology trends on SEU in CMOS SRAMs , 1996 .

[2]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[3]  R. L. Woodruff,et al.  Three-dimensional numerical simulation of single event upset of an SRAM cell , 1993 .

[4]  H. Puchner,et al.  Alpha-particle SEU performance of SRAM with triple well , 2004, IEEE Transactions on Nuclear Science.

[5]  P.H. Eaton,et al.  Multiple Bit Upsets and Error Mitigation in Ultra-Deep Submicron SRAMS , 2008, IEEE Transactions on Nuclear Science.

[6]  D.B.M. Klaassen,et al.  A unified mobility model for device simulation—I. Model equations and concentration dependence , 1992 .

[7]  A.F. Witulski,et al.  Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.

[8]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[9]  P.H. Eaton,et al.  Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.

[10]  H.T. Weaver,et al.  Memory SEU simulations using 2-D transport calculations , 1985, IEEE Electron Device Letters.

[11]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[12]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[13]  B. Narasimham,et al.  Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.

[14]  G. Espinel,et al.  Substrate Engineering Concepts to Mitigate Charge Collection in Deep Trench Isolation Technologies , 2006, IEEE Transactions on Nuclear Science.