3D SDRAM Package Technology for a Satellite

Package for artificial satellite is to produce mass production for high package with reliability certification as well as develop SDRAM (synchronous dynamic RAM) module which has such as miniaturization, mass storage, and high reliability in space environment. It requires sophisticated technology with chip stacking or package stacking in order to increase up to 4Gbits or more for mass storage with space technology. To make it better, we should secure suitable processes by doing design, manufacture, and debugging. Pin type PCB substrate was then applied to QFP-Pin type 3D memory package fabrication. These results show that the 3D memory package for artificial satellite scheme is a promising candidate for the realization of our own domestic technologies.

[1]  Jin-Young Kim,et al.  Board level reliability study on three-dimensional thin stacked package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[2]  Seung-Hyun Cho,et al.  Pin Pull Characteristics of Pin Lead with Variation of Mechanical Properties of Pin Lead in PGA (Pin Grid Array) Package , 2010 .

[3]  C. Val,et al.  3D interconnection for ultra-dense multichip modules , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[4]  Tan Yong Kian,et al.  Stacked BGA design, development, and materials selection considerations for improved testing and stacking, reduced warpage and environmental stress, and enhanced thermal qualities , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[5]  Hyochoong Bang,et al.  Engineering Model Design and Implementation of Mass Memory Unit for STSAT-2 , 2005 .

[6]  Bong-Hee Lee,et al.  Thermo-mechanical Behavior of WB-PBGA Packages with Pb-Sn Solder and Lead-free Solder Using Moire Interferometry , 2010 .

[7]  Richard Joseph Saia,et al.  Three dimensional hybrid wafer scale integration using the GE high density interconnect technology , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[8]  V. Solberg,et al.  Performance evaluations of stacked CSP memory modules , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).