A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses
暂无分享,去创建一个
Jing-Yang Jou | Bu-Ching Lin | Juinn-Dar Huang | Geeng-Wei Lee | Jing-Yang Jou | Juinn-Dar Huang | Geeng-Wei Lee | Bu-Ching Lin
[1] Luca Benini,et al. Performance Analysis of Arbitration Policies for SoC Communication Architectures , 2003, Des. Autom. Embed. Syst..
[2] Yan Zhang. Architecture and performance comparison of a statistic-based lottery arbiter for shared bus on chip , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[3] Grant Martin,et al. Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .
[4] Jing-Yang Jou,et al. A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[5] Mei Yang,et al. Programmable weighted arbiters for constructing switch schedulers , 2004, 2004 Workshop on High Performance Switching and Routing, 2004. HPSR..
[6] Ganesh Lakshminarayana,et al. The LOTTERYBUS on-chip communication architecture , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Sujit Dey,et al. Design of high-performance system-on-chips using communication architecture tuners , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] William E. Weihl,et al. Lottery scheduling: flexible proportional-share resource management , 1994, OSDI '94.
[9] Chi-Ho Lin,et al. The efficient bus arbitration scheme in SoC environment , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..