A rule-based approach to model checking of UML state machines

In the paper a new approach to formal verification of control process specification expressed by means of UML state machines in version 2.x is proposed. In contrast to other approaches from the literature, we use the abstract and universal rule-based logical model suitable both for model checking (using the nuXmv model checker), but also for logical synthesis in form of rapid prototyping. Hence, a prototype implementation in hardware description language VHDL can be obtained that fully reflects the primary, already formally verified specification in form of UML state machines. Presented approach allows to increase the assurance that implemented system meets the user-defined requirements.

[1]  Iwona Grobelna,et al.  UML activity diagrams in requirements specification of logic controllers , 2015 .

[2]  Radoslaw Klimek,et al.  From Extraction of Logical Specifications to Deduction-Based Formal Verification of Requirements Models , 2013, SEFM.

[3]  Kais Klai,et al.  Formal verification of UML state diagrams: a petri net based approach , 2011, SOEN.

[4]  Orna Grumberg,et al.  Verifying Behavioral UML Systems via CEGAR , 2014, IFM.

[5]  Iwona Grobelna,et al.  Decomposition, validation and documentation of control process specification in form of a Petri net , 2014, 2014 7th International Conference on Human System Interactions (HSI).

[6]  Dariusz Kania,et al.  Area and speed oriented synthesis of FSMs for PAL-based CPLDs , 2012, Microprocess. Microsystems.

[7]  Marian Adamski,et al.  Application of comparability graphs in decomposition of Petri nets , 2014, 2014 7th International Conference on Human System Interactions (HSI).

[8]  Ivan Porres,et al.  Model Checking Dynamic and Hierarchical UML State Machines , 2006 .

[9]  Iwona Grobelna,et al.  Formal verification of embedded logic controller specification with computer deduction in temporal logic , 2011 .

[10]  Iwona Grobelna,et al.  Design and verification of distributed logic controllers with application of Petri nets , 2015 .

[11]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[12]  Iwona Grobelna,et al.  UML activity diagram swimlanes in logic controller design , 2015 .

[13]  Wojciech Penczek,et al.  A New Approach to Model Checking of UML State Machines , 2009, Fundam. Informaticae.

[14]  Marian Adamski,et al.  Hardware behavioural modelling, verification and synthesis with UML 2.x activity diagrams , 2012, PDeS.

[15]  Iwona Grobelna,et al.  Design and Verification of Real-Life Processes With Application of Petri Nets , 2017, IEEE Transactions on Systems, Man, and Cybernetics: Systems.

[16]  Pablo de la Fuente,et al.  UML Automatic Verification Tool with Formal Methods , 2005, VLFM.

[17]  Iwona Grobelna,et al.  Logic controller design system supporting UML activity diagrams , 2015, 2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES).

[18]  Lars-Åke Fredlund,et al.  Execution and Verification of UML State Machines with Erlang , 2014, SEFM.

[19]  Marian Adamski,et al.  Model Checking of UML Activity Diagrams in Logic Controllers Design , 2014, DepCoS-RELCOMEX.

[20]  Marco Roveri,et al.  The nuXmv Symbolic Model Checker , 2014, CAV.

[21]  Yang Liu,et al.  An Automatic Approach to Model Checking UML State Machines , 2010, 2010 Fourth International Conference on Secure Software Integration and Reliability Improvement Companion.

[22]  Marian Adamski,et al.  From UML Specification into FPGA Implementation , 2014 .