Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration

[1]  Yuichiro Shibata,et al.  Performance modeling and optimization of 3-D stencil computation on a stream-based FPGA accelerator , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[2]  Monica S. Lam,et al.  Blocking and array contraction across arbitrarily nested loops using affine partitioning , 2001, PPoPP '01.

[3]  Christian Plessl,et al.  Accelerating finite difference time domain simulations with reconfigurable dataflow computers , 2014, CARN.

[4]  Wayne Luk,et al.  Evaluating reconfigurable dataflow computing using the Himeno benchmark , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[5]  Wim Vanderbauwhede,et al.  High-Performance Computing Using FPGAs , 2013 .

[6]  Kevin Skadron,et al.  A Performance Study for Iterative Stencil Loops on GPUs with Ghost Zone Optimizations , 2011, International Journal of Parallel Programming.

[7]  Chau-Wen Tseng,et al.  Tiling Optimizations for 3D Scientific Computations , 2000, ACM/IEEE SC 2000 Conference (SC'00).

[8]  Tsutomu Maruyama,et al.  A High Speed Computation System for 3D FCHC Lattice Gas Model with FPGA , 2003, FPL.

[9]  Samuel Williams,et al.  Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures , 2008, 2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis.