Shallow junctions on pillar sidewalls for sub-100-nm vertical MOSFETs

A simple process for the fabrication of shallow drain junctions on pillar sidewalls in sub-100-nm vertical MOSFETs is described. The key feature of this process is the creation of a polysilicon spacer around the perimeter of the pillar to connect the channel to a polysilicon drain contact. The depth of the junction on the pillar sidewall is primarily determined by the thickness of the polysilicon spacer. This process is CMOS compatible and, hence, facilitates the integration of a sub-100-nm vertical MOSFET in a planar CMOS technology using mature lithography. The fabricated transistors have a subthreshold slope of 95 mV/dec (at VDS=1 V) and a drain-induced barrier lowering of 0.12 V

[1]  L. Risch,et al.  Vertical MOS Transistors with 70nm Channel Length , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[2]  T. Grabolla,et al.  Selectively grown vertical Si-p MOS transistor with short channel lengths , 1996 .

[3]  Optimization of the channel doping profile of vertical sub-100 nm MOSFETs , 1998 .

[4]  T. Skotnicki,et al.  Investigation on the Suitability of Vertical MOSFET's for High Speed (RF) CMOS Applications , 1998, 28th European Solid-State Device Research Conference.

[5]  P. Ashburn,et al.  Impact of ex-situ and in-situ cleans on the performance of bipolar transistors with low thermal budget in-situ phosphorus-doped polysilicon emitter contacts , 2001 .

[6]  U. Langmann,et al.  Short-channel vertical sidewall MOSFETs , 2001 .

[7]  Peter Kordos,et al.  Top contacts for vertical double-gate MOSFETs , 2002 .

[8]  T. Nigam,et al.  The vertical replacement-gate (VRG) MOSFET , 2002 .

[9]  William F. Richardson,et al.  Sub-100-nm vertical MOSFET with threshold voltage adjustment , 2002 .

[10]  Steve Hall,et al.  Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation , 2003 .

[11]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[12]  P. Ashburn,et al.  Design of 50-nm vertical MOSFET incorporating a dielectric pocket , 2004, IEEE Transactions on Electron Devices.

[13]  P. Ashburn,et al.  CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[14]  Steve Hall,et al.  Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance , 2004 .

[15]  J. Bokor,et al.  Characterization of the ultrathin vertical channel CMOS technology , 2004, IEEE Transactions on Electron Devices.

[16]  E. Suzuki,et al.  Ultrathin channel vertical DG MOSFET fabricated by using ion-bombardment-retarded etching , 2004, IEEE Transactions on Electron Devices.

[17]  Steve Hall,et al.  Recent developments in deca-nanometer vertical MOSFETs , 2004 .