Leakage–Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology

In this paper, we study the advantages offered by multi-gate fin FETs (FinFETs) over traditional bulk MOSFETs when low standby power circuit techniques are implemented. More precisely, we simulated various vehicle circuits, ranging from ring oscillators to mirror full adders, to investigate the effectiveness of back biasing and transistor-stacking in both FinFETs and bulk MOSFETs. The opportunity to separate the gates of FinFETs and to operate them independently has been systematically analyzed; mixed connected- and independent-gate circuits have also been evaluated. The study spans over the device, the layout, and the circuit level of abstraction and appropriate figures of merit are introduced to quantify the potential advantage of different schemes. Our results show that, thanks to a larger threshold voltage sensitivity to back biasing, the FinFET technology is able to offer a more favorable compromise between standby power consumption and dynamic performance and is well suited for implementing fast and energy-efficient adaptive back-biasing strategies.

[1]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[2]  Anantha Chandrakasan,et al.  Scaling of stack effect and its application for leakage reduction , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[3]  S. Narendra,et al.  Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[4]  Chin-Shan Hou,et al.  Back-gate bias enhanced band-to-band tunneling leakage in scaled MOSFET's , 1998 .

[5]  K. Roy,et al.  Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective , 2007, IEEE Transactions on Electron Devices.

[6]  L. Selmi,et al.  Low field electron and hole mobility of SOI transistors fabricated on ultrathin silicon films for deep submicrometer technology application , 2001 .

[7]  E. Suzuki,et al.  Demonstration, analysis, and device design considerations for independent DG MOSFETs , 2005, IEEE Transactions on Electron Devices.

[8]  Zhichao Lu,et al.  Short-Channel Effects in Independent-Gate FinFETs , 2007, IEEE Electron Device Letters.

[9]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  H. Yamauchi,et al.  A highly threshold Voltage-controllable 4T FinFET with an 8.5-nm-thick Si-fin channel , 2004, IEEE Electron Device Letters.

[11]  T. Grasser,et al.  Failure of moments-based transport models in nanoscale devices near equilibrium , 2005, IEEE Transactions on Electron Devices.

[12]  S. Haddad,et al.  Different dependence of band-to-band and Fowler-Nordheim tunneling on source doping concentration of an n-MOSFET , 1996, IEEE Electron Device Letters.

[13]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[15]  Mark Horowitz,et al.  Scaling, Power and the Future of CMOS , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[16]  S. Borkar,et al.  Dynamic-sleep transistor and body bias for active leakage power control of microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  L. Dreeskornfeld,et al.  Drain leakage mechanisms in fully depleted SOI devices with undoped channel [MOSFETs] , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[18]  J. Kedzierski,et al.  A Fin-type independent-double-gate NFET , 2003, 61st Device Research Conference. Conference Digest (Cat. No.03TH8663).

[19]  Kaushik Roy,et al.  Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[20]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[21]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[22]  Kaushik Roy,et al.  Optimal body bias selection for leakage improvement and process compensation over different technology generations , 2003, ISLPED '03.

[23]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[24]  Masashi Horiguchi,et al.  Ultra-Low Voltage Nano-Scale Memories , 2007, Series on Integrated Circuits and Systems.

[25]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[26]  Mark C. Johnson,et al.  Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  K. Bernstein,et al.  Scaling, power, and the future of CMOS , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[28]  Y. Nishi,et al.  Band to Band Tunneling limited Off state Current in Ultra-thin Body Double Gate FETs with High Mobility Materials : III-V, Ge and strained Si/Ge , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[29]  G. D. Wilka,et al.  APPLIED PHYSICS REVIEW High- k gate dielectrics: Current status and materials properties considerations , 2001 .

[30]  A. Chandrakasan,et al.  Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems) , 2005 .

[31]  Siva G. Narendra,et al.  Leakage in Nanometer CMOS Technologies , 2010 .

[32]  C. Tretz,et al.  High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices , 2006, IEEE Transactions on Electron Devices.

[33]  Masashi Horiguchi,et al.  Ultra-Low Voltage Nanoscale Memories (Series on Integrated Circuits and Systems) , 2007 .

[34]  D. Klaassen,et al.  A new recombination model for device simulation including tunneling , 1992 .

[35]  D. Esseni,et al.  Trading off static power and dynamic performance in CMOS digital circuits: bulk versus double gate SOI MOSFETs , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[36]  Siegfried Selberherr,et al.  Advanced Transport Models for Sub-Micrometer Devices , 2004 .

[37]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[38]  Kaushik Roy,et al.  Double-gate SOI devices for low-power and high-performance applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[39]  C. Pacha,et al.  Efficiency of body biasing in 90-nm CMOS for low-power digital circuits , 2004, IEEE Journal of Solid-State Circuits.

[40]  A. Heringa,et al.  A new cell-based performance metric for novel CMOS device architectures , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[41]  C. Busseret,et al.  Comparison of Modeling Approaches for the Capacitance–Voltage and Current–Voltage Characteristics of Advanced Gate Stacks , 2007, IEEE Transactions on Electron Devices.

[42]  N. Collaert,et al.  Layout density analysis of FinFETs , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[43]  L. Mathew,et al.  Physical insights regarding design and performance of independent-gate FinFETs , 2005, IEEE Transactions on Electron Devices.

[44]  E. Suzuki,et al.  Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses , 2007, IEEE Electron Device Letters.

[45]  L. Dreeskornfeld,et al.  Impact ionization and band-to-band tunneling in ultrathin body SOI devices with undoped channels , 2003, 2003 IEEE International Conference on SOI.

[46]  V. Kursun,et al.  Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs , 2008, IEEE Transactions on Electron Devices.

[47]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).