Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions

Abstract For nanometer technologies, SET is increasingly growing in importance in circuit design. Accordingly, different hardening techniques were developed to reduce the Soft-Error Rate. Considering selective node hardening technique based on standard cells, this work evaluates the SET response of logic gates from a Standard-Cell library under heavy ions. Overall, it is observed that the usage of NOR and NAND gates coupled with an output inverter provides reduced SET cross-section and increased threshold LET compared with the standalone OR gate and AND gate, respectively. With the results gathered in this work, circuit designers can implement reliability-aware synthesis algorithms with selective hardening more efficiently to tackle the threat of SET in combinational circuits.

[1]  Dhiraj K. Pradhan,et al.  Improved Multiple Faults-Aware Placement Strategy: Reducing the Overheads and Error Rates in Digital Circuits , 2017, IEEE Transactions on Reliability.

[2]  Shuming Chen,et al.  A Constrained Layout Placement Approach to Enhance Pulse Quenching Effect in Large Combinational Circuits , 2014, IEEE Transactions on Device and Materials Reliability.

[3]  L. Dilillo,et al.  Determining Realistic Parameters for the Double Exponential Law that Models Transient Current Pulses , 2014, IEEE Transactions on Nuclear Science.

[4]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[5]  M. Cabanas-Holmen,et al.  Heavy Ion and High Energy Proton-Induced Single Event Transients in 90 nm Inverter, NAND and NOR Gates , 2009, IEEE Transactions on Nuclear Science.

[6]  Shuming Chen,et al.  Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013, Microelectron. J..

[7]  Aiman H. El-Maleh,et al.  Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits , 2015, IEEE Transactions on Reliability.

[8]  Frédéric Saigné,et al.  MC-ORACLE: A tool for predicting Soft Error Rate , 2011, Comput. Phys. Commun..

[9]  Saurabh Sinha,et al.  ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..

[10]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).

[11]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluation of radiation-induced soft error in majority voters designed in 7 nm FinFET technology , 2017, Microelectron. Reliab..

[12]  Lorena Anghel,et al.  Asymmetric transistor sizing targeting radiation-hardened circuits , 2012 .

[13]  Chen Shuming,et al.  Impact of Circuit Placement on Single Event Transients in 65 nm Bulk CMOS Technology , 2012, IEEE Transactions on Nuclear Science.

[14]  E. Lorfèvre,et al.  The Power Law Shape of Heavy Ions Experimental Cross Section , 2017, IEEE Transactions on Nuclear Science.

[15]  J. Ziegler,et al.  stopping and range of ions in solids , 1985 .

[16]  William H. Robinson,et al.  Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[17]  B. L. Bhuva,et al.  Reliability-Aware Synthesis of Combinational Logic With Minimal Performance Penalty , 2013, IEEE Transactions on Nuclear Science.

[18]  Luis Entrena,et al.  Constrained Placement Methodology for Reducing SER Under Single-Event-Induced Charge Sharing Effects , 2012, IEEE Transactions on Nuclear Science.