A low-power 20Gb/s transmitter in 65nm CMOS technology
暂无分享,去创建一个
[1] Thomas H. Lee,et al. The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .
[2] Deog-Kyoon Jeong,et al. Circuit techniques for a 40Gb/s transmitter in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3] Jri Lee,et al. A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.
[4] Azita Emami-Neyestanak,et al. A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation , 2011, IEEE Journal of Solid-State Circuits.
[5] Hossein Hashemi,et al. A 1.3–6 GHz triple-mode CMOS VCO using coupled inductors , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[6] Weixin Gai,et al. A 4-Channel 1.25–10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control , 2009, IEEE Journal of Solid-State Circuits.
[7] Meisam Honarvar Nazari,et al. A 15Gb/s 0.5mW/Gb/s 2-tap DFE receiver with far-end crosstalk cancellation , 2011, 2011 IEEE International Solid-State Circuits Conference.
[8] Shen-Iuan Liu,et al. A 20-Gb/s Transmitter With Adaptive Preemphasis in 65-nm CMOS Technology , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Jri Lee,et al. A 40Gb/s TX and RX chip set in 65nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.
[10] Eric A. M. Klumperink,et al. Wireline equalization using pulse-width modulation , 2006, IEEE Custom Integrated Circuits Conference 2006.