Low chip area, low power dissipation, programmable, current mode, 10-bits, SAR ADC implemented in the CMOS 130nm technology

In this paper we present a novel successive approximation register (SAR) analog-to-digital converter (ADC) designed for the applications that demand many such converters working in parallel in a single chip. For this reason we have put a special emphasis on a very low chip area and low power dissipation. The ADC operates in the current-mode. The digital-to-analog converter (DAC), which is one of the components of the SAR ADCs, is in this case based on a concept of a two-stage split architecture that allows to obtain higher resolutions without a substantial increase of the chip area. As a result, the circuit implemented in the IHP CMOS 130nm technology occupies the area of only 0.01 mm2. At data rate of 0.55 MSamples/s and 10-bits of resolution it dissipates an average power of 13.2 μW. The supply voltage equals 1.2 V. The proposed circuit is programmable. The 2-stage DAC is composed of 10 branches. If smaller resolutions are sufficient, we can select the branches which are used to perform the conversion. This allows to control, to some extent, data rate of the ADC and the power dissipation.

[1]  T. Miki,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[3]  Sameer R. Sonkusale,et al.  A Compressed Sensing Analog-to-Information Converter With Edge-Triggered SAR ADC Core , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Xi Tan,et al.  A 10-bit 1MS/s low power SAR ADC for RSSI application , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[5]  Maik Moeller,et al.  Cmos Integrated Analog To Digital And Digital To Analog Converters , 2016 .

[6]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[7]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[8]  陈宏铭,et al.  An area-efficient 55 nm 10-bit 1-MS/s SAR ADC for battery voltage measurement , 2013 .

[9]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[10]  A. Boni,et al.  A 6-bit, 1.2 GHz Interleaved SAR ADC in 90nm CMOS , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[11]  Shuchin Aeron,et al.  A Compressed sensing analog-to-information converter with edge-triggered SAR ADC Core , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[12]  Timothy G. Constandinou,et al.  A sub-1µW, 16kHz current-mode SAR-ADC for single-neuron spike recording , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[13]  Sunghyun Park,et al.  A 4-GS/s 4-bit Flash ADC in 0.18- $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[14]  S Saisundar.  11-Bit 6.5MS/s SAR ADC for Wireless Applications , 2012 .

[15]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[16]  Xiao Yan,et al.  An 8-bit 100KS/s low power successive approximation register ADC for biomedical applications , 2013, 2013 IEEE 10th International Conference on ASIC.

[17]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[18]  B.P. Ginsburg,et al.  Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver , 2007, IEEE Journal of Solid-State Circuits.