Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits

Heavy ion-induced single events transients (SETs) in advanced digital circuits are becoming a significant reliability issue for space-based systems. In this work, two experiments are performed on devices designed to look specifically at digital single event transients. Small voltage variations, like those that can be found across an integrated circuit, are shown to affect the digital single event transient response significantly. For technologies with supply voltages near 1 V, these potential variations may result in unexpected vulnerability.

[1]  P.H. Eaton,et al.  Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.

[2]  B. Narasimham,et al.  On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.

[3]  M.J. Gadlage,et al.  Digital Device Error Rate Trends in Advanced CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[4]  B. Narasimham,et al.  Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.

[5]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[6]  S. Naffziger,et al.  Statistical clock skew modeling with data delay variations , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[7]  O.A. Amusan,et al.  Propagating SET Characterization Technique for Digital CMOS Libraries , 2006, IEEE Transactions on Nuclear Science.

[8]  S. Naffziger,et al.  Power and temperature control on a 90-nm Itanium family processor , 2006, IEEE Journal of Solid-State Circuits.

[9]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.

[10]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[11]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[12]  P. Eaton,et al.  Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.

[13]  P.E. Dodd,et al.  Neutron-induced soft errors, latchup, and comparison of SER test methods for SRAM technologies , 2002, Digest. International Electron Devices Meeting,.

[14]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.