A novel PVT‐variation‐tolerant Schmitt‐trigger‐based 12T SRAM cell with improved write ability and high ION/IOFF ratio in sub‐threshold region

[1]  Neeta Pandey,et al.  A data‐independent 9T SRAM cell with enhanced ION/IOFF ratio and RBL voltage swing in near threshold and sub‐threshold region , 2021, Int. J. Circuit Theory Appl..

[2]  Bruno Allard,et al.  Sub-threshold 10T SRAM bit cell with read/write XY selection , 2015 .

[3]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[4]  Shyam Akashe,et al.  Estimation of high performance in Schmitt triggers with stacking power-gating techniques in 45 nm CMOS technology , 2014, Int. J. Commun. Syst..

[5]  Kaushik Roy,et al.  Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Kari Halonen,et al.  A write‐improved low‐power 12T SRAM cell for wearable wireless sensor nodes , 2018, Int. J. Circuit Theory Appl..

[7]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[8]  A. Chandrakasan,et al.  A 256kb Sub-threshold SRAM in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[10]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Sied Mehdi Fakhraie,et al.  A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Benton H. Calhoun,et al.  Combined SRAM read/write assist techniques for near/sub-threshold voltage operation , 2015, 2015 6th Asia Symposium on Quality Electronic Design (ASQED).

[13]  Kaushik Roy,et al.  A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Ching-Te Chuang,et al.  Capacitive coupling based transient negative bit-line voltage (Tran-NBL) scheme for improving write-ability of SRAM design in nanometer technologies , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[17]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  J. Lohstroh,et al.  Worst-case static noise margin criteria for logic circuits and their mathematical equivalence , 1983, IEEE Journal of Solid-State Circuits.

[19]  Ching-Te Chuang,et al.  SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Tsutomu Yoshimura,et al.  Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Kaushik Roy,et al.  Process variation tolerant SRAM array for ultra low voltage applications , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[23]  A.P. Chandrakasan,et al.  Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[24]  T. Sakurai,et al.  A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[25]  Ashish Sachdeva,et al.  A Schmitt-trigger based low read power 12T SRAM cell , 2020, Analog Integrated Circuits and Signal Processing.