Standard-Cell-Based Comparators for Ultra-Low Voltage Applications: Analysis and Comparisons

This work is focused on the performance of three different standard-cell-based comparator topologies, considering ultra-low-voltage (ULV) operation. The main application scenarios in which standard-cell-based comparators can be exploited are considered, and a set of figures of merit (FoM) to allow an in-depth comparison among the different topologies is introduced. Then, a set of simulation testbenches are defined in order to simulate and compare the considered topologies implemented in both a 130 nm technology and a 28 nm FDSOI CMOS process. Propagation delay, power consumption and power–delay product are evaluated for different values of the input common mode voltage, as a function of input differential amplitude, and in different supply voltage and temperature conditions. Monte Carlo simulations to evaluate the input offset voltage under mismatch variations are also provided. Simulation results show that the performances of the different comparator topologies are strongly dependent on the input common mode voltage, and that the best values for all the performance figures of merit are achieved by the comparator based on three-input NAND gates, with the only limitation being its non-rail-to-rail input common mode range (ICMR). The performances of the considered comparator topologies have also been simulated for different values of the supply voltage, ranging from 0.3 V to 1.2 V, showing that, even if standard-cell-based comparators can be operated at higher supply voltages by scaling their performances accordingly, the best values of the FoMs are achieved for VDD = 0.3 V.

[1]  Mark Po-Hung Lin,et al.  Pole-Aware Analog Layout Synthesis Considering Monotonic Current Flows and Wire Crossings , 2023, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  G. Scotti,et al.  Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design , 2022, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Borivoje Nikolic,et al.  Automated Design of Analog Circuits Using Reinforcement Learning , 2022, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  G. Scotti,et al.  A Standard-Cell-Based CMFB for Fully Synthesizable OTAs , 2022, Journal of Low Power Electronics and Applications.

[5]  Hong Chen,et al.  A 56-Gbps PAM-4 Wireline Receiver With 4-Tap Direct DFE Employing Dynamic CML Comparators in 65 nm CMOS , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  A. Agarwal,et al.  A Transient-Enhanced Low-Power Standard-Cell-Based Digital LDO , 2022, The Arabian journal for science and engineering.

[7]  Zule Xu,et al.  An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC , 2021, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  A. Agarwal,et al.  A CMOS standard-cell based fully-synthesizable low-dropout regulator for ultra-low power applications , 2021, AEU - International Journal of Electronics and Communications.

[9]  G. Palumbo,et al.  A Novel Standard-Cell-Based Implementation of the Digital OTA Suitable for Automatic Place and Route , 2021, Journal of Low Power Electronics and Applications.

[10]  Massimo Alioto,et al.  Design of Digital OTAs With Operation Down to 0.3 V and nW Power for Direct Harvesting , 2021, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Yongfu Li,et al.  A 0.25–1.0 V fully synthesizable three-stage dynamic voltage comparator based XOR&XNOR&NAND&NOR logic , 2021, Analog Integrated Circuits and Signal Processing.

[12]  Roberto Rubino,et al.  Re-Thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Massimo Alioto,et al.  Rail-to-Rail Dynamic Voltage Comparator Scalable Down to pW-Range Power and 0.15-V Supply , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Yongfu Li,et al.  A 0.35 V-to-1.0 V synthesizable rail-to-rail dynamic voltage comparator based OAI&AOI logic , 2020, Analog Integrated Circuits and Signal Processing.

[15]  Montree Kumngern,et al.  0.3-V Nanopower Biopotential Low-Pass Filter , 2020, IEEE Access.

[16]  Massimo Alioto,et al.  Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation , 2020, IEEE Access.

[17]  Fabian Khateb,et al.  A 0.3-V 98-dB Rail-to-Rail OTA in $0.18~\mu$ m CMOS , 2020, IEEE Access.

[18]  Massimo Alioto,et al.  Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS , 2019, IEEE Access.

[19]  Vijay Savani,et al.  Analysis of power for double-tail current dynamic latch comparator , 2019, Analog Integrated Circuits and Signal Processing.

[20]  Asad A. Abidi,et al.  Analysis and Design of Regenerative Comparators for Low Offset and Noise , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Michael M. Green,et al.  A Low-Power 8-GS/s Comparator for High-Speed Analog-to-Digital Conversion in $0.13\mu$ m CMOS Technology , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Massimo Alioto,et al.  Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  In-Chul Hwang,et al.  Fast Transient Fully Standard-Cell-Based All Digital Low-Dropout Regulator With 99.97% Current Efficiency , 2018, IEEE Transactions on Power Electronics.

[24]  Priyesh P. Gandhi,et al.  A novel low offset low power CMOS dynamic comparator , 2018 .

[25]  Ata Khorami,et al.  A Low-Power High-Speed Comparator for Precise Applications , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Wan Kim,et al.  A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[27]  Ahmed Fahmy,et al.  A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Changsik Yoo,et al.  A Stochastic Flash Analog-to-Digital Converter Linearized by Reference Swapping , 2017, IEEE Access.

[29]  Nan Sun,et al.  A scaling compatible, synthesis friendly VCO-based delta-sigma ADC design and synthesis methodology , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[30]  Dinesh Kumar Sharma,et al.  Sense amplifier comparator with offset correction for decision feedback equalization based receivers , 2017, Microelectron. J..

[31]  Sakti Prasad Ghoshal,et al.  An evolutionary approach based design automation of low power CMOS Two-Stage Comparator and Folded Cascode OTA , 2016 .

[32]  Ahmed Fahmy,et al.  An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  Mark Vesterbacka,et al.  Time-Mode Analog-to-Digital Conversion Using Standard Cells , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Juan A. Montiel-Nelson,et al.  Analysis and optimization of dynamically reconfigurable regenerative comparators for ultra-low power 6-bit TC-ADCs in 90 nm CMOS technologies , 2014, Microelectron. J..

[35]  Reza Lotfi,et al.  Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Ka-Meng Lei,et al.  Systematic analysis and cancellation of kickback noise in a dynamic latched comparator , 2013 .

[38]  Pedro M. Figueiredo,et al.  Comparator Metastability in the Presence of Noise , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[39]  Paolo Stefano Crovetti,et al.  A Digital-Based Analog Differential Circuit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[40]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[41]  Un-Ku Moon,et al.  Stochastic Flash Analog-to-Digital Conversion , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[42]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[43]  Jaeha Kim,et al.  Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[44]  Degang Chen,et al.  Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[45]  Atila Alvandpour,et al.  Utilizing Process Variations for Reference Generation in a Flash ADC , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[46]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[47]  Horst Zimmermann,et al.  Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 [micro sign]m CMOS , 2007 .

[48]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[49]  Muhammad Usama,et al.  Design and comparison of CMOS Current Mode Logic latches , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[50]  J. Lin,et al.  An embedded 0.8 V/480 μW 6b/22 MHz flash ADC in 0.13-μm digital CMOS process using a nonlinear double interpolation technique , 2002, IEEE J. Solid State Circuits.

[51]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[52]  I. Mehr,et al.  A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[53]  M. Valencia,et al.  Analysis of Metastable Operation in a CMOS Dynamic D-Latch , 1997 .

[54]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[55]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[56]  Riccardo Della Sala,et al.  A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations , 2023, IEEE Access.

[57]  S. Pennisi,et al.  A Biasing Approach to Design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs , 2022, IEEE Access.

[58]  I. O'Connell,et al.  A Low-Power 1-V Supply Dynamic Comparator , 2020, IEEE Solid-State Circuits Letters.

[59]  Deog-Kyoon Jeong,et al.  A 0.5-V Fully Synthesizable SAR ADC for On-Chip Distributed Waveform Monitors , 2019, IEEE Access.

[60]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.