A combined all-digital PLL-buck slack regulation system with autonomous CCM/DCM transition control and 82% average voltage-margin reduction in a 0.6-to-1.0V cortex-M0 processor
暂无分享,去创建一个
Sung Kim | Xun Sun | Fahim ur Rahman | Venkata Rajesh Pamula | Xi Li | Naveen John | Visvesh S. Sathe
[1] Cheng Huang,et al. A 100 MHz 82.4% Efficiency Package-Bondwire Based Four-Phase Fully-Integrated Buck Converter With Flying Capacitor for Area Reduction , 2013, IEEE Journal of Solid-State Circuits.
[2] Cheng Huang,et al. An 82.4% efficiency package-bondwire-based four-phase fully integrated buck converter with flying capacitor for area reduction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3] James Tschanz,et al. 20.1 A digitally controlled fully integrated voltage regulator with on-die solenoid inductor with planar magnetic core in 14nm tri-gate CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[4] Visvesh Sathe,et al. UVFR: A Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V operating range, 99.4% current efficiency and 27% supply guardband reduction , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.
[5] N. Kurd,et al. Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.
[6] Kazunori Watanabe,et al. A 0.6 V Input CCM/DCM Operating Digital Buck Converter in 40 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.