A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit

This study proposes a high precision fast locking arbitrary duty cycle clock synchronization (HPCS) circuit. This HPCS is capable of synchronizing the external clock and the internal clock in three clock cycles. By using three innovative techniques, the proposed HPCS can also reduce the clock skew between the external clock and the internal clock in a chip. First, by modifying the mirror control circuit, the HPCS operates correctly with an arbitrary duty cycle (25%-75%) clock signal. Second, the HPCS works precisely and ignores the effect of output load changes by moving the measurement delay line beyond the output driver. Finally, the HPCS can enhance the resolution between the external clock and internal clock with a fine tuning structure. After phase locking, the maximum static phase error is less than 20 ps. The proposed chip is fabricated in a TSMC 130-nm CMOS process, and has an operating frequency range from 300 to 600 MHz. At 600 MHz, the power consumption and rms jitter are 2.4 mW and 3.06 ps, respectively. The active area of this chip is 0.3 × 0.13 mm2.

[1]  A.M. Fahim.  A compact, low-power low-jitter digital PLL , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[2]  Kuo-Hsing Cheng,et al.  Arbitrary Duty Cycle Synchronous Mirror Delay Circuits Design , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[3]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[4]  Lee-Sup Kim,et al.  A high-resolution synchronous mirror delay using successive approximation register , 2004 .

[5]  Kuo-Hsing Cheng,et al.  Wide-range synchronous mirror delay with arbitrary input duty cycle , 2008 .

[6]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Wonchan Kim,et al.  An analog synchronous mirror delay for high-speed DRAM application , 1999 .

[8]  Jinn-Shyan Wang,et al.  A low-power half-delay-line fast skew-compensation circuit , 2004 .

[9]  Lee-Sup Kim,et al.  Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  Takanori Saeki,et al.  A direct-skew-detect synchronous mirror delay for application-specific integrated circuits , 1999 .

[11]  Chulwoo Kim,et al.  A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Jinn-Shyan Wang,et al.  A low-power half-delay-line fast skew-compensation circuit , 2004, IEEE Journal of Solid-State Circuits.

[13]  Shimizu,et al.  A 10ps Jitter 2 Clock Cycle Lock Time Cmos Digital Clock Generator Based On An Interleaved Synchronous Mirror Delay Scheme , 1997, Symposium 1997 on VLSI Circuits.

[14]  C. Svensson,et al.  Impact of clock slope on true single phase clocked (TSPC) CMOS circuits , 1994, IEEE J. Solid State Circuits.