On-chip reduced wire transceiver for high frequency CMUT imaging system

A system-on-a-chip (SoC) for interfacing with a high frequency capacitive micromachined ultrasound transducer (CMUT) imaging array is presented at the post-layout simulation level. The SoC receives high and low voltage supply and clock from external sources and transfers the RF echo signal directly through a single wire. It occupies a 1.26 mm2 chip area in a 0.18-μm high voltage CMOS process and consumes 11.2 mW and 4.5 mW from the 1.8 V and 46 V supplies on the receiver (Rx) and transmitter (Tx) sides, respectively. The Tx generates a unipolar pulse with 12.5 ns width and 44 V swing in each firing. The Rx has a 95 kΩ resistive feedback transimpedance amplifier (TIA) that amplifies the echo signal with 296 μV noise integrated over 20-50 MHz band. High voltage regulators provide 44 V, 40 V, and 4.5 V supplies for the Tx driving circuits with 98.2%, 6.98%, and 1% efficiencies, respectively.

[1]  Maysam Ghovanloo,et al.  Toward a reduced-wire readout system for ultrasound imaging , 2014, 2014 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[2]  Toby Xu,et al.  Single-chip CMUT-on-CMOS front-end system for real-time volumetric IVUS and ICE imaging , 2014, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[3]  Jaime Zahorian,et al.  A large-signal model for CMUT arrays with arbitrary membrane geometry operating in non-collapsed mode , 2013, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[4]  Chienliu Chang,et al.  An integrated Ring CMUT array for endoscopic ultrasound and photoacoustic imaging , 2013, 2013 IEEE International Ultrasonics Symposium (IUS).

[5]  Hae-Seung Lee,et al.  Ultrasonic Imaging Transceiver Design for CMUT: A Three-Level 30-Vpp Pulse-Shaping Pulser With Improved Efficiency and a Noise-Optimized Receiver , 2013, IEEE Journal of Solid-State Circuits.