60 GHz low noise amplifiers with 1 kV CDM protection in 40 nm LP CMOS

This paper describes a set of miniature, three-stage 60 GHz LNAs designed in 40 nm LP CMOS. The designs prove effectiveness and ease of use of inductor-based ESD protection schemes applied to mm-wave circuits. The measured ESD protection levels reach 4.5 kV HBM, up to 7.6 A for VFTLP tests and a record of 1 kV CDM. At the same time, the NF of the LNAs is below 8 dB and the gain above 15 dB at 60 GHz, all at 1.1 V supply. These circuits can effectively be used as input stages of a phased array receiver.

[1]  James Parker,et al.  A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Steven Thijs,et al.  50-to-67GHz ESD-protected power amplifiers in digital 45nm LP CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Mirko Scholz,et al.  Inductor-based ESD protection under CDM-like ESD stress conditions for RF applications , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[4]  G. Groeseneken,et al.  Calibrated wafer-level HBM measurements for quasi-static and transient device analysis , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[5]  S.P. Voinigescu,et al.  The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks , 2006, IEEE Journal of Solid-State Circuits.

[6]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[7]  Ming-Dou Ker,et al.  ESD Protection Design With Low-Capacitance Consideration for High-Speed/High-Frequency I/O Interfaces in Integrated Circuits , 2007 .

[8]  M. Haunschild,et al.  Very-fast transmission line pulsing of integrated structures and the charged device model , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[9]  D. Pozar.  Microwave Engineering , 1990 .

[10]  Chun-Yu Lin,et al.  Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies , 2011, IEEE Transactions on Device and Materials Reliability.

[11]  Ali M. Niknejad,et al.  Ladder-shaped network for ESD protection of millimetre-wave CMOS ICs , 2009 .