Comprehensive board-level solder joint reliability modeling and testing of QFN and PowerQFN packages

Abstract For quad flat non-lead (QFN) packages, board-level solder joint reliability during thermal cycling test is a critical issue. In this paper, a parametric 3D FEA sliced model is established for QFN on board with considerations of detailed pad design, realistic shape of solder joint and solder fillet, and non-linear material properties. It has the capability to predict the fatigue life of solder joint during thermal cycling test within ±34% error. The fatigue model applied is based on a modified Darveaux’s approach with non-linear viscoplastic analysis of solder joints. A solder joint damage model is used to establish a connection between the strain energy density (SED) per cycle obtained from the FEA model and the actual characteristic life during thermal cycling test. For the test vehicles studied, the maximum SED is observed mostly at the top corner of peripheral solder joint. The modeling predicted fatigue life is first correlated to thermal cycling test results using modified correlation constants, curve-fitted from in-house QFN thermal cycling test data. Subsequently, design analysis is performed to study the effects of 17 key package dimensions, material properties, and thermal cycling test condition. Generally, smaller package size, smaller die size, bigger pad size, thinner PCB, higher mold compound CTE, higher solder standoff, and extra soldering at the center pad help to enhance the fatigue life. Comparisons are made with thermal cycling test results to confirm the relative trends of certain effects. Another enhanced QFN design with better solder joint reliability, PowerQFN, is also studied and compared with QFN of the same package size.

[1]  J.D. Wu,et al.  The comparison of solder joint reliability between BCC++ and QFN , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[2]  R. Tiziani,et al.  Comprehensive design analysis of QFN and PowerQFN packages for enhanced board level solder joint reliability , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[3]  M. Ooida,et al.  Small, lightweight and thin package (TQON) , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[4]  Guna S Selvaduray,et al.  Solder joint fatigue models: review and applicability to chip scale packages , 2000 .

[5]  Tong Yan Tee,et al.  Board level solder joint reliability modeling of LFBGA package , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[6]  R. Darveaux Effect of simulation methodology on solder joint crack growth correlation , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[7]  Z. Johnson Implementation of and extensions to Darveaux's approach to finite-element simulation of BGA solder joint reliability , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[8]  A. Mawer,et al.  Board-level characterization of 1.0 and 1.27 mm pitch PBGA for automotive under-hood applications , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[9]  Ahmer Syed,et al.  Predicting solder joint reliability for thermal, power, and bend cycle within 25% accuracy , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[10]  J. Lau Ball Grid Array Technology , 1994 .

[11]  Robert Darveaux,et al.  Solder Joint Fatigue Life Model , 1997 .