Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS

In this paper, a three transistor circuit has been implemented in a standard 65 nm CMOS technology. The circuit has been used as a map to generate discrete-time chaotic signals. The map circuit has been combined with another map circuit in order to build a chaotic generator. The circuit is compact since it uses only twelve transistors in total to generate different Boolean functions as part of a chaotic computer. The total power consumption of the chaotic generator is only $18.4 \mu W$ and the area is $0.556 \mu m^{2}$. The circuit can be used as a logic gate and has been designed to generate various functions using multiple configurations. The number of functionalities of the chaos gate has been increased by altering the bias and threshold voltages.

[1]  William L. Ditto,et al.  Implementation of nor Gate by a Chaotic Chua's Circuit , 2003, Int. J. Bifurc. Chaos.

[2]  Piotr Dudek,et al.  Compact discrete-time chaos generator circuit , 2003 .

[3]  W L Ditto,et al.  Computing with distributed chaos. , 1999, Physical review. E, Statistical physics, plasmas, fluids, and related interdisciplinary topics.

[4]  Sudeshna Sinha,et al.  Chaogates: morphing logic gates that exploit dynamical patterns. , 2010, Chaos.

[5]  Sudeshna Sinha,et al.  Chaos computing: ideas and implementations , 2007, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[6]  Pankaj Rohatgi,et al.  Introduction to differential power analysis , 2011, Journal of Cryptographic Engineering.

[7]  M. R. M. Rizk,et al.  A new approach for obtaining all logic gates using Chua's Circuit: Advantages and disadvantages , 2012, 2012 International Conference on Computer and Communication Engineering (ICCCE).

[8]  Garrett S. Rose,et al.  A two-dimensional chaotic logic gate for improved computer security , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[9]  Behnam Kia,et al.  A Simple Nonlinear Circuit Contains an Infinite Number of Functions , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Behnam Kia,et al.  Nonlinear dynamics based digital logic and circuits , 2015, Front. Comput. Neurosci..

[11]  William L. Ditto,et al.  Chaos computing: implementation of fundamental logical gates by chaotic elements , 2002 .

[12]  P. Dudek,et al.  Integrated Circuit Implementation of a Compact Discrete-Time Chaos Generator , 2006 .

[13]  Garrett S. Rose.  A Chaos-Based Arithmetic Logic Unit and Implications for Obfuscation , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.