A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous Processing

An asynchronous 6 bit 1 GS/s ADC is achieved by time interleaving two ADCs based on the binary successive approximation (SA) algorithm using a series capacitive ladder. The semi-closed loop asynchronous technique eliminates the high internal clocks and significantly speeds up the SA algorithm. A key feature to reduce the power in this design involves relaxing the comparator requirements using an error correction technique, which can be viewed as an extension of the SA algorithm to remove degradation due to metastability. Fabricated in 65 nm CMOS with an active area of 0.11 mm2, it achieves a peak SNDR of 31.5 dB at 1GS/s sampling rate and has a total power consumption of 6.7 mW.

[1]  Theja Tulabandhula,et al.  A 20MS/s 5.6 mW 6b Asynchronous ADC in 0.6µm CMOS , 2009, 2009 22nd International Conference on VLSI Design.

[2]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[3]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[4]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  F. Kuttner,et al.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13μm CMOS , 2002 .

[6]  G. Geelen,et al.  A 6 b 1.1 GSample/s CMOS A/D converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[8]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[10]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[11]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[12]  B.P. Ginsburg,et al.  Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver , 2007, IEEE Journal of Solid-State Circuits.

[13]  L. Richard Carley,et al.  ADC in 45nm LP Digital CMOS , 2009 .

[14]  G. Promitzer.  12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/s , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[15]  Wu-Shiung Feng,et al.  A 1.8 V, 0.3 mW, 10-bit SA-ADC with new self-timed timing control for biomedical applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  Doris Schmitt-Landsiedel,et al.  A 0.5V, 1µW successive approximation ADC , 2002 .

[17]  Bin-Da Liu,et al.  A new successive approximation architecture for low-power low-cost CMOS A/D converter , 2003, IEEE J. Solid State Circuits.

[18]  K. Bult,et al.  An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.

[19]  Robert W. Brodersen,et al.  Addressing the Dynamic Range Problem in Cognitive Radios , 2007, 2007 IEEE International Conference on Communications.

[20]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[21]  Brian P. Ginsburg,et al.  Dual scalable 500MS/s, 5b time-interleaved SAR ADCs for UWB applications , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[22]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[23]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[24]  P.C.S. Scholtens.  A 2.5 volt 6 bit 600MS/s flash ADC in 0.25µm CMOS , 2000 .

[25]  Soon-Jyh Chang,et al.  A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[26]  A. Boni,et al.  A 6-bit, 1.2 GHz Interleaved SAR ADC in 90nm CMOS , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[27]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[28]  B. Zojer,et al.  A 6-Bit/200-MHz Full Nyquist A/D Converter , 1985, IEEE Journal of Solid-State Circuits.

[29]  Saska Lindfors,et al.  A 60-GHz CMOS receiver with an on-chip ADC , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[30]  Robert W. Brodersen,et al.  A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[31]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[32]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).