A fully synthesized all-digital VCO-based analog-to-digital converter

Synthesis of all-digital ADCs leads to significant reduction in design cost and design time, besides improving cross-technology portability. In this work, an ADC which is fully described in digital HDL is synthesized, placed and routed using standard digital design tools. A VCO-based architecture is chosen for its synthesizability. The design flow employed is discussed. The circuit is synthesized using the standard cell library in a 65 nm CMOS process, delivering a resolution of 9 ENOB over 10 MHz bandwidth according to post layout parasitic extracted simulations using the Spectre simulator. Post synthesis and post place-and-route performances are provided.

[1]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[2]  Michiel Steyaert,et al.  All-digital differential VCO-based A/D conversion , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[4]  Ian Galton,et al.  A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC , 2010, IEEE Journal of Solid-State Circuits.

[5]  Edgar Sánchez-Sinencio,et al.  A Continuous Time Multi-Bit $\Delta \Sigma$ ADC Using Time Domain Quantizer and Feedback Element , 2011, IEEE Journal of Solid-State Circuits.

[6]  David D. Wentzloff,et al.  An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[7]  Jaewook Kim,et al.  A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[9]  Gordon W. Roberts,et al.  Delta–Sigma A/D Conversion Via Time-Mode Signal Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Deog-Kyoon Jeong,et al.  Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator , 2014, IEEE Journal of Solid-State Circuits.

[11]  Mark Vesterbacka,et al.  Time-Mode Analog-to-Digital Conversion Using Standard Cells , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.