3-D Content Addressable Memory Architectures

Three-dimensional (3-D) integration is an emerging integrated circuit technology. Semiconductor memory is very suitable to be realized using 3-D technology due to its regularity. Different from random access memories (RAMs), a content addressable memory (CAM) has a priority address encoder (PAE) for evaluating the comparison result. The existing of PAE causes that the design of 3-D architectures for CAMs is more difficult than that for RAMs. This paper proposes a matchlinepartitioned 3-D architecture and a searchline-partitioned 3-D architectures for CAMs. An inter-layer interleaving scheme is proposed to distribute PAE logic circuits evenly in two layers such that the footprint of a 3-D CAM is minimized. Experimental results show that the proposed 3-D CAM have better search performance for most of CAMs used in the industry.

[1]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[2]  Aamir Zia,et al.  Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks , 2009, Proceedings of the IEEE.

[3]  Yuan Xie,et al.  Design space exploration for 3D architectures , 2006, JETC.

[4]  Michael J. Flynn,et al.  An area model for on-chip memories and its application , 1991 .

[5]  Eby G. Friedman,et al.  Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits , 2009, Proceedings of the IEEE.

[6]  Makoto Motoyoshi,et al.  Through-Silicon Via (TSV) , 2009, Proceedings of the IEEE.

[7]  Tong Zhang,et al.  3-D Data Storage, Power Delivery, and RF/Optical Transceiver—Case Studies of 3-D Integration From System Design Perspectives , 2009, Proceedings of the IEEE.

[8]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[9]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[10]  Kenneth J. Schultz.  Content-addressable memory core cells A survey , 1997, Integr..

[11]  Diederik Verkest,et al.  3-D Technology Assessment: Path-Finding the Technology/Design Sweet-Spot , 2009, Proceedings of the IEEE.

[12]  Paul D. Franzon,et al.  Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.