A 7 Gb/s half-rate clock and data recovery circuit with compact control loop

This paper presents a compact control loop and a digitalized stepwise control method to improve area and power efficiency for digital-based clock and data recovery circuits (CDRs). By combining the frequency control loop and integral path with a digital adder, some tributary circuits are removed to save total area and power. Meanwhile, the stepwise control technique for constant system bandwidth is digitalized to enhance the system robustness. The digital-based CDR is designed and fabricated in 90-nm GUTM CMOS process. The measured root mean square (rms) jitter ratio of the synchronous clock and recovered data are 3.2% (9.25 ps) and 0.048UI (13.66 ps) and the peak to peak jitter are 64.38 ps (22.5 %) and 65.63 ps (23 %) while the input data pattern is 7 Gb/s PRBS7. The core area of the test chip is 0.054 mm2 and its power efficiency is 1.623 mW/Gb/s.

[1]  Amr Elshazly,et al.  A TDC-Less 7 mW 2.5 Gb/s Digital CDR With Linear Loop Dynamics and Offset-Free Data Recovery , 2011, IEEE Journal of Solid-State Circuits.

[2]  Suhwan Kim,et al.  A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Pavan Kumar Hanumolu,et al.  A 1.6Gbps Digital Clock and Data Recovery Circuit , 2006, IEEE Custom Integrated Circuits Conference 2006.

[4]  Woo-Seok Choi,et al.  A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop , 2014, IEEE Journal of Solid-State Circuits.

[5]  Tejasvi Anand,et al.  8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  Chung-Ming Huang,et al.  A 5 Gb/s 1/4-rate clock and data recovery circuit using dynamic stepwise bang-bang phase detector , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).