Variability-Aware Device Optimization under ION and Leakage Current Constraints
暂无分享,去创建一个
[1] K. Roy,et al. Modeling and estimation of total leakage current in nano-scaled-CMOS devices considering the effect of parameter variation , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[2] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.
[3] Kaushik Roy,et al. Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[4] David Blaauw,et al. Modeling and analysis of leakage power considering within-die process variations , 2002, ISLPED '02.
[5] Robert W. Dutton,et al. Impact of lateral source/drain abruptness on device performance , 2002 .
[6] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[7] P. Kumaraswamy. A generalized probability density function for double-bounded random processes , 1980 .
[8] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[9] Brian Birge,et al. PSOt - a particle swarm optimization toolbox for use with Matlab , 2003, Proceedings of the 2003 IEEE Swarm Intelligence Symposium. SIS'03 (Cat. No.03EX706).
[10] Sani R. Nassif. Design for Variability in DSM Technologies , 2000 .
[11] Kumaraswamy Ponnambalam,et al. Probabilistic design of systems with general distributions of parameters , 2001, Int. J. Circuit Theory Appl..