Master-Slave Control Structure for Massively Parallel System on Chip

The performance of massively parallel processing system depends mostly on the control configuration that is inherently part of the system. In particular, centralized control configuration is rigid and limits system scalability, and distributed control configuration is difficult to control in processing elements (PEs) interaction. Maintaining a flexible autonomous computation coupled with regular synchronous communication can assure a efficient parallel processing. The master-slave control structure is specified in such a way that previous features of the massively parallel System-on-Chip (mpSoC) are preserved and performance is improved. In this paper, we define the prototyping of a master-slave control structure for mpSoC in a FPGA-based platform. The structure implementation and related experiments using the vhdl language running on virtex6 ml605 of Xilinx board are described.

[1]  Xiaoyi Chen,et al.  Data bypassing architecture and circuit design for 32-bit digital signal processor , 2005 .

[2]  G. Jack Lipovski,et al.  Parallel computing - theory and comparisons , 1987 .

[3]  Arndt Bode,et al.  A tightly coupled and hierarchical multiprocessor architecture , 1985 .

[4]  Johnny Öberg,et al.  Revolver: a high-performance MIMD architecture for collision free computing , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).

[5]  Steven L. Scott,et al.  Synchronization and communication in the T3E multiprocessor , 1996, ASPLOS VII.

[6]  Dhabaleswar K. Panda.  Fast barrier synchronization in wormhole k-ary n-cube networks with multidestination worms , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.

[7]  Gérard Giraudon,et al.  Image processing on a SIMD/SPMD architecture: OPSILA , 1988, [1988 Proceedings] 9th International Conference on Pattern Recognition.

[8]  Richard E. Haskell,et al.  A VHDL--Forth Core for FPGAs , 2004, Microprocess. Microsystems.

[9]  Larry D. Wittie,et al.  Wave Scheduling - Decentralized Scheduling of Task Forces in Multicomputers , 1984, IEEE Trans. Computers.

[10]  Sotirios G. Ziavras,et al.  Exploiting mixed-mode parallelism for matrix operations on the HERA architecture through reconfiguration , 2006 .

[11]  Remzi H. Arpaci-Dusseau,et al.  Empirical evaluation of the CRAY-T3D: a compiler perspective , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[12]  Mouna Baklouti,et al.  Méthode de conception rapide d'architecture massivement parallèle sur puce : de la modélisation à l'expérimentation sur FPGA. (A rapid design method of a massively parallel System on Chip: from modeling to FPGA implementation) , 2010 .

[13]  W. Daniel Hillis,et al.  The Network Architecture of the Connection Machine CM-5 , 1996, J. Parallel Distributed Comput..

[14]  Sotirios G. Ziavras,et al.  A hierarchically-controlled SIMD machine for 2D DCT on FPGAs , 2005, Proceedings 2005 IEEE International SOC Conference.

[15]  Theodore R. Bashkow,et al.  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[16]  Kui Dai,et al.  Parallel Algorithms for FIR Computation Mapped to ESCA Architecture , 2010, 2010 WASE International Conference on Information Engineering.

[17]  Mohamed Abid,et al.  Broadcast with mask on a massively parallel processing on a chip , 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS).