A bipolar ECL static RAM with polysilicon diode loaded memory cell using single poly technology

A 1 K*1 bipolar emitter coupled logic (ECL) static random access memory (RAM) using a polysilicon diode loaded memory cell is realised in a single poly bipolar process technology. The use of the polysilicon diode as the load element for the memory cell is made possible by the fact that its I-V characteristics exhibit an ideality factor of two. The hold voltage for the memory cell is larger than 240 mV over a wide range of cell currents with the lower bound residing in the sub- mu A range. Results show extremely stable operation against row select sensitivity. A 1.5-ns row address access time has been obtained from the test circuit.<<ETX>>

[1]  T. Sakai,et al.  Super Self-Aligned Bipolar Technology , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  T. Awaya,et al.  64Kb ECL RAM with redundancy , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Tadashi Sakai,et al.  Gigabit logic bipolar technology: advanced super self-aligned process technology , 1983 .

[4]  G. P. Li,et al.  A 1.0-ns 5-kbit ECL RAM , 1986 .

[5]  T. Kamins,et al.  Pn junctions in polycristalline-silicon films , 1972 .

[6]  D.D. Tang,et al.  1.25 /spl mu/m Deep-Groove-Isolated Self-Aligned Bipolar Circuits , 1982, IEEE Journal of Solid-State Circuits.

[7]  H. Shiba,et al.  A new polysilicon process for a bipolar device—PSA technology , 1979, IEEE Transactions on Electron Devices.

[8]  D. Greve,et al.  Field-enhanced emission and capture in polysilicon pn junctions☆ , 1985 .