Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes

This paper proposes a novel test pattern generator (TPG) for built-in self-test. Our method generates multiple single-input change (MSIC) vectors in a pattern, i.e., each vector applied to a scan chain is an SIC vector. A reconfigurable Johnson counter and a scalable SIC counter are developed to generate a class of minimum transition sequences. The proposed TPG is flexible to both the test-per-clock and the test-per-scan schemes. A theory is also developed to represent and analyze the sequences and to extract a class of MSIC sequences. Analysis results show that the produced MSIC sequences have the favorable features of uniform distribution and low input transition density. The performances of the designed TPGs and the circuits under test with 45 nm are evaluated. Simulation results with ISCAS benchmarks demonstrate that MSIC can save test power and impose no more than 7.5% overhead for a scan design. It also achieves the target fault coverage without increasing the test length.

[1]  Kaushik Roy,et al.  Low-power scan design using first-level supply gating , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Dimitris Nikolos,et al.  Efficient partial scan cell gating for low-power scan-based testing , 2009, TODE.

[4]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low switching activity , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Irith Pomeranz,et al.  A Low Power Pseudo-Random BIST Technique , 2003, J. Electron. Test..

[6]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Steven F. Quigley,et al.  Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  João Paulo Teixeira,et al.  Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Sungho Kang,et al.  A new low energy BIST using a statistical code , 2008, 2008 Asia and South Pacific Design Automation Conference.

[10]  M. Violante,et al.  A new BIST architecture for low power circuits , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[11]  Wenlong Wei,et al.  A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture , 2007, 2007 Asia and South Pacific Design Automation Conference.

[12]  Irith Pomeranz,et al.  A low power pseudo-random BIST technique , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[13]  Yervant Zorian,et al.  Low power/energy BIST scheme for datapaths , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[14]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[15]  Bin Zhou,et al.  A new low power test pattern generator using a variable-length ring counter , 2009, 2009 10th International Symposium on Quality Electronic Design.

[16]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[17]  Dimitris Nikolos,et al.  A new test pattern generator for high defect coverage in a BIST environment , 2004, GLSVLSI '04.

[18]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[19]  Steven F. Quigley,et al.  Multi-degree smoother for low power consumption in single and multiple scan-chains BIST , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[20]  S. Pravossoudovitch,et al.  A gated clock scheme for low power scan testing of logic ICs or embedded cores , 2001, Proceedings 10th Asian Test Symposium.

[21]  Mark Mohammad Tehranipoor,et al.  Low-Transition Test Pattern Generation for BIST-Based Applications , 2008, IEEE Transactions on Computers.

[22]  Irith Pomeranz,et al.  A low power pseudo-random BIST technique , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[23]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[24]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[25]  Kaushik Roy,et al.  POWERTEST: a tool for energy conscious weighted random pattern testing , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[26]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.