Analysis and design of memoryless interconnect encoding scheme
暂无分享,去创建一个
[1] M. B. Srinivas,et al. A novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in VLSI interconnects , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[2] Alain Billionnet,et al. Using a Mixed Integer Quadratic Programming Solver for the Unconstrained Quadratic 0-1 Problem , 2007, Math. Program..
[3] S. Nooshabadi,et al. Opcode encoding for low power embedded systems , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[4] Anantha Chandrakasan,et al. A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[5] Laurence A. Wolsey,et al. Integer and Combinatorial Optimization , 1988 .
[6] S. Nooshabadi,et al. High performance CMOS symmetric low swing to high swing converter for on-chip interconnects , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.
[7] D. Radhakrishnan,et al. Shift invert coding (SINV) for low power VLSI , 2004 .
[8] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[9] Srinivasa Vemuru,et al. Bus encoding scheme to eliminate unwanted signal transitions , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).
[10] Laurence A. Wolsey,et al. Integer and Combinatorial Optimization , 1988, Wiley interscience series in discrete mathematics and optimization.
[11] George Varghese,et al. Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[12] Anantha P. Chandrakasan,et al. Bus Energy Reduction by Transition Pattern Coding Using a Detailed Deep Submicrometer Bus Model , 2003 .