In many applications of Computer Aided Design (CAD) of Integrated Circuits (ICs) the problems that have to be solved are NP-hard. Thus, exact algorithms are only applicable to small problem instances and many authors have presented heuristics to obtain solutions (non-optimal in general) for larger instances of these hard problems. In this paper we present a model for Genetic Algorithms (GA) to learn heuristics starting from a given set of basic operations. The difference to other previous applications of GAs in CAD of ICs is that the GA does not solve the problem directly. Rather, it develops strategies for solving the problem. To demonstrate the efficiency of our approach experimental results for a specific problem are presented.
[1]
Marek Perkowski,et al.
Fixed-Polarity AND/XOR Canonical Networks
,
1992
.
[2]
Rolf Drechsler,et al.
A Genetic Algorithm for Minimization of Fixed Polarity Reed-Muller Expressions
,
1995,
ICANNGA.
[3]
Malgorzata Marek-Sadowska,et al.
Efficient minimization algorithms for fixed polarity AND/XOR canonical networks
,
1993,
[1993] Proceedings Third Great Lakes Symposium on VLSI-Design Automation of High Performance VLSI Systems.
[4]
Bernd Becker,et al.
Fast OFDD based minimization of fixed polarity Reed-Muller expressions
,
1994,
EURO-DAC '94.
[5]
Lawrence. Davis,et al.
Handbook Of Genetic Algorithms
,
1990
.